# 24 DIGITAL I/O WITH DIGITAL/INTEGRATION FEATURES FOR MINI PCI EXPRESS

HARDWARE MANUAL

MODELS

MPCIE-DIO-24A



858 550 9559 800 326 1649 sales@accesio.com

# CHAPTER 1: QUICK START

It is recommended that you install the software package before installing the PCI Express Mini Card (mPCle) in your computer. You can install the software<sup>1</sup> using either a stand-alone installer downloaded from the website or an optional Software Master CD.

Run the installer you downloaded (or autorun.exe on the Software Master CD) and follow the prompts to install the software for your device.

Please note: during the installation you may be prompted regarding the installation of non-WHQL-certified drivers; please carefully confirm the digitally signed source of the drivers and accept the installation.

Once the software has been installed, shut down your system and carefully install the mPCIe card.

Re-start your system. Once the computer finishes booting, your new digital I/O should already be installed and ready for use; you can confirm this by launching Device Manager and looking under the "Data Acquisition" section. If, for any reason, the device displays a warning triangle, right-click and select "Update Driver".

<sup>1</sup> In Linux or OSX please refer to the instructions in those directories.

# CHAPTER 2: INTRODUCTION

PCI Express Mini Card (mPCle), a low-profile small-footprint bus standard originally intended for adding peripherals to notebook computers, has become the de-facto standard for highperformance, small form-factor devices in many applications.

- PCI Express Mini Card (mPCle) type F1, with latching I/O connector
- 24 high-current DIO lines (24mA source/sink)
- Change-of-State (CoS) detection IRQ generation
- 2x 8-bit and 2x 4-bit ports, independently selectable for inputs or outputs
- All signals brought out to an optional panel-mountable 37-pin male D-sub connector
- RoHS ships as standard



The advanced logic circuit supports a wide variety of features in addition to simple digital control or monitoring, and additional features can be created, just for you!

The mPCIe-DIO-24A introduces a wide array of advanced digital features, leveraging the power of the onboard FPGA. Available Digital Integration Features are as follows:

## Input Features

- Optional De-bouncing
- Event counters with threshold IRQ
- Edge (rising/falling) and Pulse (high/low) Event counting
- Pulse (high/low) duration, Frequency, and duty-cycle (PWM) measurement, simultaneously
- Quadrature Counter (with optional INDEX & IRQ)

#### **Output Features**

- Pulse (high/low), Pulse-train, and PWM generation
- Motor control outputs

# CHAPTER 3: HARDWARE

## This manual applies to the following model: mPCle-DIO-24A 24 Digital I/O w/Digital Integration Features

This model is a full-length "F1" mPCIe device (30  $\times$  50.95 mm). All units are RoHS compliant.

## INCLUDED IN YOUR PACKAGE

mPCle-DIO card

Available accessories include:			
CAB-mPCle-DB37M	DB37 cable accessory		
ADAP37, STA-37	37-pin Screw Terminal Accessories		
mPCIe-HDW-KIT2	Mounting hardware for 2mm		
mPCIe-HDW-KIT2.5	Mounting hardware for 2.5mm		

Contact the factory for information regarding additional accessories, options, and specials that may be available to best fit your specific application requirements, such as Industrial Temp (-40°C to 85°C).

## CHAPTER 4: CONFIGURATION SETTINGS



All configuration of this device is performed through software; there are no jumpers or switches to set.

# CHAPTER 5: PC INTERFACE

This product interfaces with a PC using a PCI Express Mini Card (mPCIe) connection; a small-form-factor, high-performance, rugged peripheral interconnect technology first introduced for use in laptops and other portable computers.

mPCle's small size and powerful performance, combined with perfect software compatibility with PCI and PCIe peripheral designs, have led to its recent adoption as a go-to standard for embedded Data Acquisition and Control, and many other applications. Although mPCIe is a broadly-adopted industry standard, the actual connection to the computer shares a specification with mSATA: both mSATA and mPCIe use the same edge-connector. In fact, well-designed PCs can automatically detect and configure their onboard connectors to work with either mPCIe or mSATA devices – and, according to the standards for mPCIe and mSATA they are *supposed* to do so! However, some PC manufacturers ship computers that *only* support mSATA devices. Please confirm in your PC documentation that your edge-connector is *actually* PCI Express Mini Card compliant before installing this, or any, mPCIe card. Damage might occur if you install an mPCIe device into a computer that only supports mSATA.

mPCle defines mounting holes for securing the otherwise loose end of the card, so it is impossible for these cards to wiggle or flap themselves loose (which was a recurring problem with the older PCI Mini devices). Eliminating this concern for PCI Express Mini Cards is a major reason this standard has seen rapid adoption by the Data Acquisition and Control industry. Unfortunately, a variety of mounting standoff lengths exist; ACCES offers stand-off kits in both 2mm and 2.5mm sizes. Some computers may provide stand-offs. Please consult your computer manufacturer if it requires a different size.

The mPCle standard, like its PCl Mini Card predecessor, was designed assuming use primarily in Laptop or Notebook and similar devices, where physical dimension is often the paramount design constraint. In Data Acquisition and Control applications low-weight and vibration tolerance tend to be of more concern.

# CHAPTER 6: I/O INTERFACE

Most customers will use the optional CAB-mPCIe-DB37M's D-Sub Miniature 37-pin Male connector.



F 1	in	Assignment
1		Assignment
-	20	*Fused +3.3VDC
2	21	Ground
3	22	DIO 15 (Port B bit 7)
4	23	DIO 14 (Port B bit 6)
5	24	DIO 13 (Port B bit 5)
6	25	DIO 12 (Port B bit 4)
7	26	DIO 11 (Port B bit 3)
8	27	DIO 10 (Port B bit 2)
9	28	DIO 9 (Port B bit 1)
10	29	DIO 8 (Port B bit 0)
11	30	DIO 7 (Port A bit 7)
12	31	DIO 6 (Port A bit 6)
13	32	DIO 5 (Port A bit 5)
14	33	DIO 4 (Port A bit 4)
15	34	DIO 3 (Port A bit 3)
16	35	DIO 2 (Port A bit 2)
17	36	DIO 1 (Port A bit 1)
18	37	DIO 0 (Port A bit 0)
19		
	4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	<ul> <li>4</li> <li>5</li> <li>24</li> <li>6</li> <li>25</li> <li>7</li> <li>26</li> <li>8</li> <li>27</li> <li>9</li> <li>28</li> <li>10</li> <li>29</li> <li>11</li> <li>30</li> <li>12</li> <li>31</li> <li>13</li> <li>32</li> <li>14</li> <li>33</li> <li>15</li> <li>34</li> <li>16</li> <li>35</li> <li>17</li> <li>36</li> <li>18</li> <li>37</li> </ul>

\*Fused +3.3VDC signals are outputs from the mPCle bus with standard card version. If TTL Factory Option is ordered, these become User VCCIO inputs which can be 4.5VDC to 5VDC.

For customers needing deeper integration the on-card connector is a 40-pin latching Molex 501190-4017 connector. The mating connector is the Molex 501189-4010.

40-Pin latching v	vire-	to-bo	oard connector
Assignment	Р	in	Assignment
Fused +3.3VDC	40	39	DIO Port C bit 3
Fused +3.3VDC	38	37	DIO Port C bit 2
Fused +3.3VDC	36	35	DIO Port C bit 1
Fused +3.3VDC	34	33	DIO Port C bit 0
Ground	32	31	DIO Port B bit 7
Ground	30	29	DIO Port B bit 6
Ground	28	27	DIO Port B bit 5
Ground	26	25	DIO Port B bit 4
Factory Use Only	24	23	DIO Port B bit 3
Factory Use Only	22	21	DIO Port B bit 2
Factory Use Only	20	19	DIO Port B bit 1
Factory Use Only	18	17	DIO Port B bit 0
Factory Use Only	16	15	DIO Port A bit 7
Factory Use Only	14	13	DIO Port A bit 6
Factory Use Only	12	11	DIO Port A bit 5
Factory Use Only	10	9	DIO Port A bit 4
DIO Port C bit 7	8	7	DIO Port A bit 3
DIO Port C bit 6	6	5	DIO Port A bit 2
DIO Port C bit 5	4	3	DIO Port A bit 1
DIO Port C bit 4	2	1	DIO Port A bit 0

Alternately, custom hardware cables and/or interfaces can be produced to fit your specific application requirement.

			CE						
				Registers (at	BAR [1])				
	Register Name	Description							
	Port A Data		8-bit data register. Bit 0 controls or reports data on digital I/O bit ("DIO") 0 (pin 37). Bit 7 is DIO 7 (pin 30)						
+1	Port B Data		8-bit data register. Bit 0 controls or reports data on DIO 8, pin 29. Bit 7 is DIO 15 (pin 22)						
+2	Port C Data		8-bit data register. Bit 0 controls or reports data on DIO16, pin 10. Bit 7 is DIO 23 (pin 3). Port C can be						
		configured a	as two 4-bit	groups, each	with its own	I/O directior			
		D7	D6	D5	D4	D3	D2	D1	DO
		1	0	0	A	CHi	0	В	CLo
		_	-	1 for input, 0 for		CIII			
+3	DIO Control					nding port f	or input. Clear tl	he bit for ou	tput mode.
		D7 [	D6 D5	D4 C	03 D2	D1	DO Binar	y Hex	Description
									All outputs
			0 0 0 0		0 1 0	0	0 1000 00 1 1001 10		All outputs
							I		
		D7	D6	D5	D4	D3	D2	D1	DO
+2C	MISC	AUTO	X	x	Х	Х	X	Х	DEB
				omatic Pulse ( cale filtering o			ms-scale debour	nce filtering	on all filtered
+30	IRQen / IRQstat	disable. Rea	ad to detect		s have IRQs p		ponding DIO Ev 0 through 23 c		
+40	EVENTS	32-bit status register. Read to determine which DIO bits have had (enabled) Events occur since the last read of this register (reading this register clears the bits). Bits 0 through 23 correspond to DIO 0 through DIO 23. Bits 24 through 31 are unused.							
						e bits). Bits (			
+50	GO / DONE	DIO 23. Bits 32-bit contro multiple GO performing a	24 through ol / status ro bits to star	31 are unused egister. Set a multiple out	d. bit to initiate outs simultan	output ope eously. Rea		rrespond to orrespondin 1 if the corr	DIO 0 throug g DIO bit. Set esponding bit
+50	GO / DONE	DIO 23. Bits 32-bit contro multiple GO performing a are unused.	24 through ol / status ro bits to star an output p	31 are unused egister. Set a multiple out rocess. Bits 0	d. bit to initiate buts simultan through 23 c	output ope eously. Rea orrespond to	) through 23 cor rations on the co ding will return o DIO 0 through	orrespond to orrespondin 1 if the corr DIO 23. Bits	DIO 0 through g DIO bit. Set esponding bit 24 through 3
+50	GO / DONE	DIO 23. Bits 32-bit contro multiple GO performing a	24 through ol / status ro bits to star	31 are unused egister. Set a multiple out	d. bit to initiate buts simultar through 23 co D4	output ope leously. Rea orrespond to D3	) through 23 cor rations on the co ding will return o DIO 0 through D2	orrespond to orrespondin 1 if the corr DIO 23. Bits D1	DIO 0 through g DIO bit. Set esponding bit 24 through 3 D0
		DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 x	24 through ol / status ro bits to star an output p D6 x	31 are unused egister. Set a multiple outp rocess. Bits 0 D5 x	d. bit to initiate buts simultar through 23 co D4	output ope eously. Rea orrespond to	) through 23 cor rations on the co ding will return o DIO 0 through	orrespond to orrespondin 1 if the corr DIO 23. Bits D1	DIO 0 throug g DIO bit. Se esponding bi 24 through 3 D0
	GO / DONE QUADcontrol	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 X Quadrature Fo Set Qen to e on DIO 21 (p	24 through ol / status ro bits to star an output p D6 x eature control enable the q bin 5). Set C	31 are unused egister. Set a t multiple outprocess. Bits 0 D5 x and status uadrature cou	d. bit to initiate buts simultan through 23 co D4 x unter input of ble Index to g	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin	) through 23 cor rations on the co ding will return o DIO 0 through D2	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable	DIO 0 throug g DIO bit. Set esponding bit 24 through 3 D0 0 Qen
+60		DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 x Quadrature Fo Set Qen to e on DIO 21 (p IRQ is pendir	24 through ol / status ro bits to star an output p D6 x eature control enable the q bin 5). Set C ng, write 1 t	31 are unused egister. Set a t multiple outprocess. Bits 0 D5 x and status uadrature cou QIRQen to ena to QIRQ to clear	d. bit to initiate buts simultan through 23 co D4 x unter input of ble Index to g ar.	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin	through 23 con rations on the co ding will return DIO 0 through D2 QIRQen	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable	DIO 0 throug g DIO bit. Set esponding bit 24 through 3 D0 0 Qen
+60	QUADcontrol	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 x Quadrature Fo Set Qen to e on DIO 21 (p IRQ is pendir	24 through ol / status ro bits to star an output p D6 x eature control enable the q bin 5). Set C ng, write 1 t	31 are unused egister. Set a t multiple outprocess. Bits 0 D5 x and status uadrature cou	d. bit to initiate buts simultan through 23 co D4 x unter input of ble Index to g ar.	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin	through 23 con rations on the co ding will return DIO 0 through D2 QIRQen	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable	DIO 0 throug g DIO bit. Se esponding bi 24 through 3 D0 Qen the Index in
+60	QUADcontrol QUADcounts	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 X Quadrature Fo Set Qen to e on DIO 21 (p IRQ is pendir 32-bit Quadr	24 through ol / status ro bits to star an output p D6 x eature control enable the q bin 5). Set C ng, write 1 t rature Cour	31 are unused egister. Set a multiple outprocess. Bits 0 D5 x and status uadrature cou QIRQen to ena co QIRQ to clea	d. bit to initiate buts simultar through 23 co D4 x unter input of ble Index to g ar. nplement.	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC	) through 23 con rations on the co ding will return o DIO 0 through D2 QIRQen n 6). Set QIndexo os. Read QIRQ to	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine	DIO 0 throug g DIO bit. Se esponding bi 24 through 3 D0 Qen the Index in if a Quadratu
+60 +64	QUADcontrol	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 X Quadrature Fo Set Qen to e on DIO 21 (p IRQ is pendir 32-bit Quadr D7 X Set Mgo to s	24 through ol / status re bits to star an output p D6 x eature control enable the q bin 5). Set C ng, write 1 t rature Cour D6 x start the ste IRQ upon s	31 are unused egister. Set a multiple outprocess. Bits 0 D5 x and status uadrature cou QIRQ en to ena co QIRQ to clea ter. Two's cor D5 x pper motor o	d. bit to initiate outs simultan through 23 co D4 x unter input of ble Index to g ar. nplement. D4 x utput on DIO	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC D3 2 x 16 & 17 (pin	) through 23 con rations on the co ding will return o DIO 0 through D2 QIRQen n 6). Set QIndexo Qs. Read QIRQ to D2	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine D1 D1 MIRQen pectively). Se	DIO 0 throug g DIO bit. Set esponding bit 24 through 3 0 Qen the Index inp if a Quadratu D0 0 Mgo et MIRQen to
+60 +64 +70	QUADcontrol QUADcounts	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 X Quadrature Fo Set Qen to e on DIO 21 (p IRQ is pendir 32-bit Quadr D7 X Set Mgo to s generate an 1 to MIRQ to	24 through ol / status ro bits to star an output p D6 x eature control enable the q bin 5). Set C ng, write 1 the rature Cour D6 x start the ste IRQ upon s o clear.	31 are unused egister. Set a troultiple outprocess. Bits 0 D5 x and status uadrature cou lRQen to ena to QIRQ to clea ter. Two's cor D5 x pper motor of tep completio	d. bit to initiate outs simultan through 23 co D4 x inter input of ble Index to g ar. nplement. D4 x utput on DIO n. Read MIR	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC D3 x 16 & 17 (pin Q to determ	through 23 con rations on the co ding will return o DIO 0 through D2 QIRQen n 6). Set QIndexo os. Read QIRQ to D2 D2 D2 NIRQ ns 10 and 9, resp ine if a Motor co	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine D1 MIRQen oectively). Se ontrol IRQ is	DIO 0 throug g DIO bit. Set esponding bit 24 through 3 D0 Qen the Index ing if a Quadratu D0 Mgo et MIRQen to pending, wri
+60 +64 +70 +74	QUADcontrol QUADcounts MOTORcontrol	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 x Quadrature Fr Set Qen to e on DIO 21 (p IRQ is pendir 32-bit Quadra D7 x Set Mgo to s generate an 1 to MIRQ to 20-bit Motor	24 through ol / status re bits to starr an output p D6 x eature control enable the q bin 5). Set C ng, write 1 the rature Courr D6 x start the stee IRQ upon s o clear. r control free r Step coun	31 are unused egister. Set a multiple outprocess. Bits 0 D5 x and status uadrature cou RQen to ena co QIRQ to clea ter. Two's cor equency diviso ter. Two's cor	d. bit to initiate buts simultan through 23 co D4 x unter input of ble Index to g ar. nplement. D4 x utput on DIO n. Read MIR r. Write (div mplement. C	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC D3 x 16 & 17 (pin Q to determ isor = 125M controls how	2) through 23 con rations on the co ding will return DIO 0 through D2 QIRQen A 6). Set QINdexe QS. Read QIRQ to D2 D2 MIRQ ns 10 and 9, resp ine if a Motor co Hz/speed) to co many steps the	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine D1 MIRQen pectively). Se ontrol IRQ is nfigure the se	DIO 0 through g DIO bit. Set esponding bit 24 through 3 D0 Qen the Index ing if a Quadratu D0 Mgo et MIRQen to pending, wri step rate. rol outputs
+60 +64 +70 +74	QUADcontrol QUADcounts MOTORcontrol MOTORspeed	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 x Quadrature Fa Set Qen to e on DIO 21 (p IRQ is pendir 32-bit Quadra D7 x Set Mgo to s generate an 1 to MIRQ to 20-bit Motor generate. M	24 through ol / status ro bits to star an output p D6 x eature control enable the q bin 5). Set C ng, write 1 the rature Cour D6 x start the stee IRQ upon s to clear. r control free r Step coun lgo will report	31 are unused egister. Set a trocess. Bits 0 D5 x and status uadrature cou RQen to ena to QIRQ to clea ter. Two's cor pper motor of tep completio equency diviso ter. Two's cor ort 1 while the	d. bit to initiate buts simultan through 23 co D4 x unter input of ble Index to g ar. nplement. D4 x utput on DIO n. Read MIR r. Write (div mplement. C motor output	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC D3 x 16 & 17 (pin Q to determ isor = 125M controls how at is running	a) through 23 con rations on the co ding will return o DIO 0 through D2 QIRQen a 6). Set QIndexe ls. Read QIRQ to D2 D2 MIRQ as 10 and 9, resp ine if a Motor co Hz/speed) to co many steps the Negative steps	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine D1 MIRQen oectively). Se ontrol IRQ is nfigure the se e motor cont	DIO 0 through g DIO bit. Set esponding bit 24 through 3 D0 Qen the Index inp if a Quadratu D0 Mgo the Index inp if a Quadratu D0 Mgo et MIRQen to pending, wri step rate. rol outputs e direction.
+60 +64 +70 +74 +78	QUADcontrol QUADcounts MOTORcontrol MOTORspeed MOTORsteps	DIO 23. Bits 32-bit contro multiple GO performing a are unused. D7 X Quadrature Fo Set Qen to e on DIO 21 (p IRQ is pendir 32-bit Quadr D7 X Set Mgo to s generate an 1 to MIRQ to 20-bit Motor generate. M	24 through ol / status re bits to star an output p D6 x eature control enable the q oin 5). Set C ng, write 1 the rature Cour D6 x start the stee IRQ upon s o clear. r control free r Step coun lgo will repor D6	31 are unused egister. Set a multiple outprocess. Bits 0 D5 x and status uadrature cou lRQen to ena co QIRQ to clea ter. Two's cor pper motor of tep completio equency diviso ter. Two's cor ort 1 while the D5	d. bit to initiate buts simultan through 23 co D4 x unter input of ble Index to g ar. nplement. D4 x utput on DIO n. Read MIR r. Write (div mplement. C motor outpu D4	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC D3 x 16 & 17 (pin Q to determ isor = 125M iontrols how it is running D3	o through 23 con rations on the co ding will return o DIO 0 through D2 QIRQen a 6). Set QIndexa cs. Read QIRQ to D2 MIRQ as 10 and 9, resp ine if a Motor co Hz/speed) to co many steps the Negative steps D2	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine D1 MIRQen bectively). Se ontrol IRQ is nfigure the se e motor cont s reverse the D1	DIO 0 through g DIO bit. Set esponding bit 24 through 3 D0 Qen the Index inp if a Quadratu D0 Mgo et MIRQen to pending, wri step rate. rol outputs e direction. D0
+60 +64 +70 +74 +78	QUADcontrol QUADcounts MOTORcontrol MOTORspeed	<ul> <li>DIO 23. Bits</li> <li>32-bit contromultiple GO performing a are unused.</li> <li>D7</li> <li>x</li> <li>Quadrature For Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit Quadrature for Set Qen to e on DIO 21 (place)</li> <li>32-bit</li></ul>	24 through ol / status re bits to star an output p D6 x eature control enable the q oin 5). Set C ng, write 1 the rature Cour D6 x start the stee IRQ upon s o clear. r control free r Step coun lgo will repor D6 0	31 are unused egister. Set a multiple outp rocess. Bits 0 D5 x and status uadrature cou lRQen to ena co QIRQ to clea ter. Two's cor tep completio equency diviso ter. Two's cor ort 1 while the D5 0	d. bit to initiate buts simultan through 23 cd D4 x unter input of ble Index to g ar. mplement. D4 x utput on DIO n. Read MIR rr. Write (div mplement. C motor outpu D4 0	output ope leously. Rea orrespond to D3 QIRQ n DIO 20 (pin generate IRC D3 x 16 & 17 (pin Q to determ isor = 125M ontrols how it is running D3 Q3 0	a) through 23 con rations on the co ding will return o DIO 0 through D2 QIRQen a 6). Set QIndexe ls. Read QIRQ to D2 D2 MIRQ as 10 and 9, resp ine if a Motor co Hz/speed) to co many steps the Negative steps	rrespond to orrespondin 1 if the corr DIO 23. Bits D1 QIndexen en to enable o determine D1 MIRQen oectively). Se ontrol IRQ is nfigure the se e motor cont s reverse the D1 COUNT	DIO 0 throug g DIO bit. Set esponding bit 24 through 3 0 Qen the Index ing if a Quadratu D0 Mgo et MIRQen to pending, wri step rate. rol outputs e direction. D0 QUAD

There are 240 additional registers associated in groups of 10 with each of the DIO bits. DIO 0's set of 10 registers is located at offset 0x100, DIO 1 at 0x200, etc. i.e. offset = 0x100 \* (bit + 1).

Offeet (here)		Per-DIO Regist	ers (at BAR [	[0] + DIO# * 1	00h + 100h) (	only DIO 0 sh	iown)		
Uffset (hex)	Register Name	Description D7	D6	D5	D4	D3	D2	D1	D0
		0				0			DEBOUNCE
+100	DEBOUNCE	Set DEBOUN				bit x. DIO8	0 through 15 do via the DEB bit		filtering. The
		D7	D6	D5	D4	D3	D2	D1	DO
+104	EVENTSen	detected on t Set LOWp for IRQs. Read E	his DIO inpu low-going p IRQ to deter	it. Set HIGHp pulse Event de mine if DIO b	to generate etection. Set it x has an Ev	an Event whe EIRQen to er ent Counter	LOWp or low-to-high en an input ser nable the Even IRQ pending. V NTS register at	nses a high-ge t Counter to Vrite 1 to EIR	oing pulse. generate
+108	EVENTcounter / PULSEcount	on this DIO ir	iput.	-			now many enak ure how many		
+10C	EVENTlimit	8-bit control generate an l	-		it to set how	many Events	on this DIO in	out are need	ed to
+110	PULSE	-	JLSEcount to	o configure h	ow many pul	ses to genera	D2 PulseHigh et PulseHigh to te. Set PWM to	-	
+120	PULSElow / ActivePULSEcounts	INPUT BITS: 1 pulse. Duratio OUTPUT BITS	.6-bit counte on = PULSElc : 16-bit cour	er. Read PULS ow * 8ns. nter. Write Ac	Elow for the	duration of t unts to confi	he most-recen gure how long sired Duration	the active-go	
+124	PULSEhigh / InactivePULSEcounts	pulse. Duratio	on = PULSEh : 16-bit cour	igh * 8ns. nter. Write Ir	nactivePULSE		the most-recer nfigure the dela		
+130	PWMlow		uty cycle = P	WMhigh÷(P	'WMhigh + P'	WMlow) *10	form by readir 0%. PWMlow (	-	
+134	PWMhigh		uty cycle = P	WMhigh ÷ (P	WMhigh + P	WMlow) *10	eform by readi 0%. PWMhigh 7.	-	
+140	FREQUENCY	32-bit counte FREQUENCY	er. Read FRE	QUENCY to d	etermine the	e frequency o	n this DIO inpu	it. Frequenc	y = 1 ÷ 8ns *

All of these registers can be operated from any operating system using any programming language, using either no driver at all (kernel mode, Linux ioperm(3), DOS, etc.) or using one of the ACCES provided drivers (AIOWDM [for Windows], APCI or AIOComedi [for Linux & OSX]), or using any 3<sup>rd</sup> party APIs such as provided with Real-Time OSes.

In Windows<sup>1</sup>, please consult the various samples (C#, Delphi, and more) to explore how to program the device. The Software Reference Manual.pdf provides reference material covering all AIOWDM driver APIs, and tips for simplifying tasks such as Plug-and-Play card detection. Please note that the Software Reference Manual.pdf will include numerous functions that don't apply to this device. A quick reference of the most-applicable functions is provided, below:

<sup>&</sup>lt;sup>1</sup> In Linux or OSX please refer to the documentation at <u>github.com/accesio/AIOComedi</u>.

	AIOWDM API Quick Reference, DIO w/CoS IRQs
Function name	Function Purpose
RelInPortL()	Read 32-bits of data
<pre>RelOutPortB()</pre>	Write 8-bits of data
<pre>GetNumCards()</pre>	Determine how many cards AIOWDM has detected in the system
COSWaitForIRQ()	Block the thread until the device reports a change-of-state has occurred on a pin of an enabled I/O group (or the wait
	is aborted).

There are quite a few additional entry points provided by AIOWDM.dll; please consult the Software Reference Manual.pdf, and/or the sample programs, for more information.

Under certain circumstances the following information might prove useful:

PCI Expr	PCI Express Mini Card Plug-and-Play Data			
Vendor / Device ID	Vendor / Device ID Card Type			
0x494F / 0x2E50 mPCIe-DIO-24A				

### A NOTE ABOUT PERFORMANCE

The PCI Express bus and the PCI Express Mini Card standard are capable of very high bandwidth, but the latency per-transaction is roughly the same as all the other busses – it hasn't improved in decades. This means you can expect to usually see a not-less-than 1MHz transaction rate. Typical rates exceed 3MHz [0.3µs].

Unfortunately, modern Operating Systems have introduced a new source of latency, the kernel / userland division. Application code runs in userland, which must transition to the kernel in order to perform any hardware operation. This transition adds quite a lot of latency, which varies between different OSes, motherboards and revisions thereof, etcetera. A Windows XP system can see an additional 7µs per transaction; a modern computer might see 3µs or less. Any transaction from the kernel itself, however, avoids this additional overhead.

Real-time operating systems will enable the highest transaction rates possible, all the way up to the hardware limits.

The latest information can always be found on the product page on the website. Here are some useful links:

	Links to useful downloads		
ACCES web site	http://acces.io		
Product web page	acces.io/mPCle-DIO-24A		
This manual	acces.io/MANUALS/mPCIe-DIO-24A.pdf		
Install Package	acces.io/files/packages/mPCIe-DIO-24A Install.exe		
Linux / OSX	github.com/accesio/AIOComedi		

# **CHAPTER 8: SPECIFICATIONS**

PC Interfa	се	
PCI Express Mini Car	rd	Type F1 "Full Length" V1.2
<b>Digital Inp</b>	ut / Output	Interface
Digital Bits		24
Compatibility		8255 Mode 0
Performance		1 μs per 32-bit transaction max ~3.5μs in Windows
Digital Inputs	Logic High Logic Low	2.0V to VCCIO (3.3VDC, 5VDC tolerant) 0V to 0.8V
Digital Outputs (Standard Version)	Logic High Logic Low Power Output	
TTL w/user VCCIO Digital Inputs (-TTL Option)	74LVC8T245 Logic High Logic Low	
TTL w/user VCCIO Digital Outputs (-TTL Option)	1.65V to 5.5V Logic High Logic Low	Supplied by user at DB37M, polyfused 3.8V (min) 32mA UVCCIO = 4.5V 0.55V (max) 32mA UVCCIO = 4.5V
Debounce Feature	Bits 0-7 and 16-23 only	Enabled per-bit Global filter configuration between ms and µs scale filtering

Pulse Measurement	Bits 0-7 and 16-23 only	Measured using an 8ns, 16-bit clock. Narrowest pulse 8ns, longest 524.28ms
Frequency Measurement	Bits 0-7 and 16-23 only	Measured using an 8ns, 32-bit clock. Fastest frequency 62.5MHz
Quadrature Counter		32-bit 2's complement counter at up to 62.5MHz, X1 mode only
Motor Control	Bits 16 and 17	Quadrature output forwards or backwards up to 2^31 steps at speeds between 62.5MHz and 119.2Hz
Event Counter		Count up to 255 enabled events with 8-bit counter threshold IRQ per bit.
Pulse Generation	Bits 8-15 only	Generate a high or low pulse using 8ns resolution, 16ns to 524.280ms duration
Pulse Train Generation	Bits 8-15 only	Generate between 2 and 255 pulses with 8ns to 524.280ms between them

PWM Generation

Bits 8-15 Specify high and low side pulse

only durations with 8ns resolution.

Environme	ental	
Temperature	Operating	0°C to 70°C (order "-T" for -40° to 85°C)
	Storage	-65° to 150°C
Humidity		5% to 95%, non-condensing
Power required		+3.3VDC @ 330mA (typical)

## CHAPTER 9: CERTIFICATIONS

#### CE & FCC

These devices are designed to meet all applicable EM interference and emission standards. However, as they are intended for use installed on motherboards, and inside the chassis of industrial PCs, important care in the selection of PC and chassis is important to achieve compliance for the computer as a whole.

#### UL & TUV

Neither DC voltages above 3.3V, nor AC voltages of any kind, are consumed or produced during normal operation of this device. This product is therefore exempt from any related safety standards. Use it with confidence!

## ROHS / LEAD-FREE STATEMENT

All models are produced in compliance with RoHS and various other lead-free initiatives.

#### WARNING

A SINGLE STATIC DISCHARGE CAN DAMAGE YOUR CARD AND CAUSE PREMATURE FAILURE! PLEASE FOLLOW ALL REASONABLE PRECAUTIONS TO PREVENT A STATIC DISCHARGE SUCH AS GROUNDING YOURSELF BY TOUCHING ANY GROUNDED SURFACE PRIOR TO TOUCHING THE CARD.

ALWAYS CONNECT AND DISCONNECT YOUR FIELD CABLING WITH THE COMPUTER POWER OFF. ALWAYS TURN COMPUTER POWER OFF BEFORE INSTALLING A CARD. CONNECTING AND DISCONNECTING CABLES, OR INSTALLING CARDS, INTO A SYSTEM WITH THE COMPUTER OR FIELD POWER ON MAY CAUSE DAMAGE TO THE I/O CARD AND WILL VOID ALL WARRANTIES, IMPLIED OR EXPRESSED.

#### WARRANTY

Prior to shipment, ACCES equipment is thoroughly inspected and tested to applicable specifications. However, should equipment failure occur, ACCES assures its customers that prompt service and support will be available. All equipment originally manufactured by ACCES which is found to be defective will be repaired or replaced subject to the following considerations:

#### GENERAL

Under this Warranty, liability of ACCES is limited to replacing, repairing or issuing credit (at ACCES discretion) for any products which are proved to be defective during the warranty period. In no case is ACCES liable for consequential or special damage arriving from use or misuse of our product. The customer is responsible for all charges caused by modifications or additions to ACCES equipment

Physical		
Weight		6.2 grams (+ 22.2g for the cable)
Size	Length	50.95mm (2.006")
	Width	30.00mm (1.181")
I/O connector	On-card	Molex 501190-4017 40-pin latching
	mating	Molex 501189-4010
	On cable	Male, D-Sub Miniature, 37-pin
	mating	Female, D-Sub Miniature, 37-pin

not approved in writing by ACCES or, if in ACCES opinion the equipment has been subjected to abnormal use. "Abnormal use" for purposes of this warranty is defined as any use to which the equipment is exposed other than that use specified or intended as evidenced by purchase or sales representation. Other than the above, no other warranty, expressed or implied, shall apply to any and all such equipment furnished or sold by ACCES.

## TERMS AND CONDITIONS

If a unit is suspected of failure, contact ACCES' Customer Service department. Be prepared to give the unit model number, serial number, and a description of the failure symptom(s). We may suggest some simple tests to confirm the failure. We will assign a Return Material Authorization (RMA) number which must appear on the outer label of the return package. All units/components should be properly packed for handling and returned with freight prepaid to the ACCES designated Service Center, and will be returned to the customer's/user's site freight prepaid and invoiced.

#### COVERAGE

*FIRST THREE YEARS:* Returned unit/part will be repaired and/or replaced at ACCES option with no charge for labor or parts not excluded by warranty. Warranty commences with equipment shipment.

FOLLOWING YEARS: Throughout your equipment's lifetime, ACCES stands ready to provide on-site or in-plant service at reasonable rates similar to those of other manufacturers in the industry.

## EQUIPMENT NOT MANUFACTURED BY ACCES

Equipment provided but not manufactured by ACCES is warranted and will be repaired according to the terms and conditions of the respective equipment manufacturer's warranty.

### DISCLAIMER

The information in this document is provided for reference only. ACCES does not assume any liability arising out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of ACCES, nor the rights of others.

## PCI EXPRESS MINI CARD STANDARD NOTICE AND EXCEPTION

The mPCI-DIO-24A family of devices are fully compliant with PCI Express Mini Card v1.2.